

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	Ю.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/763,561 01/22/2004		01/22/2004	Christopher A. Menkus	08211/0200350-US0/P05787	4900	
38845	7590	04/26/2006		EXAMINER		
DARBY & DARBY P.C. P.O. BOX 5257				NGUYEN, LINH V		
NEW YORK, NY 10150-5257		7 10150-5257		ART UNIT	PAPER NUMBER	
		·		2819		
				DATE MAILED: 04/26/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
Office Action Summan		10/763,561	MENKUS ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Linh V. Nguyen	2819	
Period fo	The MAILING DATE of this communication approximation of the communication approximation approxima	ppears on the cover sheet with the	correspondence address	
WHIC - Exte after - If NC - Failu Any	CHEVER IS LONGER, FROM THE MAILING Insions of time may be available under the provisions of 37 CFR 10 SIX (6) MONTHS from the mailing date of this communication. Of period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mail led patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION IN 136(a). In no event, however, may a reply be d will apply and will expire SIX (6) MONTHS froute, cause the application to become ABANDO	ON. timely filed om the mailing date of this communication NED (35 U.S.C. § 133).	•
Status	•		•	
1)⊠	Responsive to communication(s) filed on 22	January 2004		
2a)□		is action is non-final.		•
3)□	Since this application is in condition for allow		rosecution as to the merits i	is
٠,ڪ	closed in accordance with the practice under	•		
Disposit	ion of Claims			
4)⊠	Claim(s) 1-20 is/are pending in the applicatio	in ·		
	4a) Of the above claim(s) is/are withdra			
	Claim(s) is/are allowed.	awn nom consideration.		
· —	Claim(s) is/are rejected.			
7) 🖂	• • • • • • • • • • • • • • • • • • • •	•		
	Claim(s) are subject to restriction and/	or election requirement		
		or election requirements		
	ion Papers		,	
	The specification is objected to by the Examir		•	
10)⊠	The drawing(s) filed on 22 January 2004 is/ar	· · · · · · · · · · · · · · · · · · ·	•	
	Applicant may not request that any objection to the			
	Replacement drawing sheet(s) including the corre			(d).
11)[The oath or declaration is objected to by the E	Examiner. Note the attached Office	ce Action or form PTO-152.	
Priority ι	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim for foreig ☐ All b)☐ Some * c)☐ None of:	n priority under 35 U.S.C. § 119(a)-(d) or (f).	
	1. Certified copies of the priority documer	nts have been received.		
•	2. Certified copies of the priority documer		ation No	
	3. Copies of the certified copies of the pri			
	application from the International Burea		ŭ	
* S	See the attached detailed Office action for a lis	st of the certified copies not receive	ved.	*
Attach				
Attachmen	t(s) e of References Cited (PTO-892)	A\ □ 1=1 - 1 - A	(DTO 440)	
	e of References Cited (P10-892) e of Draftsperson's Patent Drawing Review (PT0-948)	4) LI Interview Summa Paper No(s)/Mail	ry (P1O-413) Date	
3) 🔲 Inforr	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date		Patent Application (PTO-152)	

DETAILED ACTION

1. This application is in response to communication filed on 1/22/04. Claims 1-20 are pending on this application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Bult
 U.S. patent No. 6,100,836.

Regarding claim 1, Fig. 5 of Bult discloses a circuit for reducing the current density on a bus (buses on 62a) coupled to a plurality of circuits (Fig. 6 discloses plurality amplifier circuit, the circuit comprising: a first amplifier circuit (40) of the plurality of circuits, wherein the first amplifier circuit is configured to provide a first output current (output current of 40) for the bus; and a first current source circuit (54) that is arranged to provide a first local current (54) at an output of the first amplifier circuit (output node of 40) such that at least a portion of the first output current (output current of 40) is prevented from being carried on the bus (this is inherent to Fig. 5 of Bult, because the output current of 40 is split at the output node of 40).

Regarding claim 2, Fig. 5 further comprising a load circuit (60a) that is coupled to the bus.

Regarding claim 3, wherein the first amplifier circuit (40) is configured to provide the first output current to the bus in response to a first input voltage signal (voltage input at the gate of 40), and wherein the first output current is a differential current (current output of 40 is a differential current respect the output current of 42), and the first input voltage signal is a differential voltage signal (See Fig. 6 Vin+/Vin-).

Regarding claim 4, Fig. 5 further comprising: a second amplifier circuit (Second 40) of the plurality of circuits, wherein the second amplifier circuit is configured to provide a second output current (output current of second 40) for the bus.

Regarding claim 5, further comprising: a second current source circuit (second current source 54) that is configured to provide a second local current (second current 54) at an output of the second amplifier circuit (output current of second amplifier 40 such that at least a portion of the second output current is prevented from being carried on the bus (this is inherent to Fig. 5 of Bult, because the output current of 40 is split at the output node of 40).

Regarding claim 6, further comprising: a third amplifier circuit (third 40) of the plurality of circuits, wherein the third amplifier circuit is configured to provide a third output current to the bus (output current of the third 40); and a third current source (third current 54) circuit that is configured to provide a third local current (third current 54) at an output of the third amplifier circuit.

Regarding claim 7, wherein one of the amplifier circuits in the plurality of circuits is not saturated (first 40), and each of the other amplifier circuits (second, third of 40) in the plurality of circuits is saturated.

Application/Control Number: 10/763,561

Art Unit: 2819

Regarding claim 8, Fig. 5 further comprising another bus (62a bus) that is coupled to another plurality of circuits (42's); another amplifier circuit (42) of the other plurality of circuits, wherein the other amplifier circuit (42) is configured to provide another output current (output current of 42) for the other bus; and another current source circuit (56) that is arranged to provide another local current (current 56) at an output of the other amplifier circuit (connection Node) such that at least a portion of the other output current is prevented from being carried on the other bus (this is inherent to Fig. 5 of Bult, because the output current of 40 is split at the output node of 40).

Regarding claim 9, wherein the first amplifier circuit includes'.

a first differential pair (40,42); and a first tail current source (see the tail current source 44) that is configured provide a first tail current, and wherein the first local current corresponds to a fraction of the first tail current (this is inherent the tail current 44, because the tail current 44 is the sum of all other currents at the connection node).

Regarding claim 10, wherein the fraction of the first tail current is approximately half of the first tail current (See Fig. 5 disclose the tail current source 44 is the sum the source 54 and 56, and 54 is the same as 56 therefore, the current output from 54 or 56 must be half the tail current source 44).

Regarding claim 11, Fig. 5 of an amplifier array circuit (40's, 42') with a plurality of buses (62a, 62b) for a folding analog-to-digital converter circuit, the amplifier array circuit comprising: a plurality of transconductance circuits (40's, 42's); a plurality of load circuits (62a's, 62b's), wherein each (62a, 62b) of the plurality of load circuits is separately coupled to one of the plurality of buses, wherein a first bus (62a bus) of the

Application/Control Number: 10/763,561

Art Unit: 2819

plurality of buses is coupled to a portion of the plurality of transconductance circuits (40's); and a first current source circuit (54's), wherein the first current source circuit (54) is coupled to an output of a first of the portion of the plurality of transconductance circuits (output current of 40's), and wherein the first current source circuit (54's) is arranged to provide a first local current (current of 54) at the output of the first transconductance (connection node) circuit such that a maximum magnitude of current density is decreased on at least the first bus of the plurality of buses (this is inherent to Fig. 5 of Bult, because the output current of 40 is split at the output node of 40).

Regarding claim 12, wherein one of the portion of the transconductance circuits (40) is not saturated, and wherein every other transconductance circuit in the portion is saturated (42).

Regarding claim 13, Fig. 5 further comprising: another current source circuit (56) that is coupled to an output of another transconductance circuit (output of 42) in the portion of transconductance circuits.

Regarding claim 14, Fig. 5 further comprising: a plurality of current source circuits (54, 56) that includes the first current source circuit (54), wherein each of the plurality of transconductance circuits (40, 42) has an output coupled to a separate one of the plurality of current source circuits (54, 56).

Regarding claim 15. The amplifier circuit of Claim 14, wherein each of the plurality of load circuits (60a, 62a) includes a load current source (54, 56), and wherein each of the plurality of current source circuits shares a bias line (bias lines at the connection nodes) in common with one of the load current sources (54, 56).

Application/Control Number: 10/763,561

Art Unit: 2819

Regarding claim 16, wherein each (40, 42) of the plurality of transconductance circuits is configured to provide a separate transconductance current on one of the plurality of buses (62a bus, 60a bus), and wherein each of the plurality of current source circuits (54, 56) is configured to supply a separate local current (current of 54, 56) such that at least a portion of the output current from each of the plurality of transconductance circuits is prevented from being carried on each of the plurality of buses (this is inherent to Fig. 5 of Bult, because the output current of 40 is split at the output node of 40).

Regarding claim 17, wherein the first transconductance circuit is configured to provide the first transconductance current in response to a differential voltage (Fig. 6); the first transconductance current is differential; and wherein the first local current is differential (Fig. 6).

Regarding claim 18, wherein the first transconductance circuit includes: a first differential pair (40, 42); and a first tail current source (44, see Fig. 4)) that is configured to provide a first tail current, and wherein the first local current corresponds to a portion of the first tail current (current tail 44 is the sum of current 54 and 56).

Regarding claim 19, wherein the portion of the first tail current is approximately half of the first tail current (See Fig. 5 disclose the tail current source 44 is the sum the source 54 and 56, and 54 is the same as 56 therefore, the current output from 54 or 56 must be half the tail current source 44).

Regarding claim 20, Fig. 5 of Bult discloses A circuit for decreasing current density on a bus (60a) coupled to a plurality of circuits (40's, 42's), the circuit

comprising: means (40) for amplifying a first input signal (input signal at the gate of 40) to provide a first current (output current of 40) to the bus; means (54) for providing a first local current; and means (connection node for canceling out at least a portion of the first current with the first local current such that a maximum magnitude of a total current on the bus is reduced (this is inherent to Fig. 5 of Bult; because the current output of 40 is split at the connected node; therefore the current on the bus 60a is a portion of output current 40).

Prior Art

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Contact Information

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Rexford Barnie can be reached at (571) 272-7492. The fax phone numbers for the organization where this application or proceeding is assigned are (571-273-8300) for regular communications and (571-273-8300) for After Final communications.

PRIMARY EXAMINER

4/24/06

Art Unit 2819